Abstract-In this paper, a method to directly shape the output impedance of an inverter is proposed to reduce the total harmonic distortion of the output voltage, based on the uncertainty and disturbance estimator (UDE)-based robust control framework. It is shown that, because of the two-degree-of-freedom feature of the UDE-based control strategy, the UDE filter directly affects the inverter output impedance. A multi-band-stop filter instead of a commonly adopted low-pass filter is then proposed to directly minimize the output impedance around the harmonics to reduce the effect of nonlinear loads and assure robustness to frequency variations. Two tradeoffs are revealed: one between filter bandwidth and stability and the other between robustness and the number of harmonics suppressed. The effectiveness of the proposed control strategy is fully supported by experimental results.
I. INTRODUCTION
I NVERTERS (also known as dc-to-ac converters) play an extremely important role in sustainable energy applications such as distributed generation; hybrid, hybrid electric and more electric transportation; smart grids, etc. In addition, they are widely employed in uninterruptible power supplies, home appliances (induction heaters, air conditioners, refrigerators), and variable frequency drives. In other words, inverters have become a key component of many energy-conversion-related applications.
Many research activities are being carried out on important control problems associated with inverters [1] . Minimizing the total harmonic distortion (THD) of output inverter voltage under nonlinear loads is one of the common challenges for these control problem. Deadbeat [2] and hysteresis [3] controllers as well as sliding-mode [4] , observer [5] and Lyapunov function [6] , [7] based approaches have been utilized to improve the voltage THD in addition to selective harmonic elimination [8] , repetitive [9] , harmonic voltage injection [10] , model predictive [11] , and offset-free robust tracking [12] control strategies. Recently, output impedance-based strategies have become popular due to its influence on load sharing between several inverters operating in parallel. It was shown that the output impedance of an inverter changes according to the control strategy adopted [1] , [13] and, hence, may be reduced to enhance output voltage quality [14] . Since mainstream inverters possess low-frequency inductive output impedance, resistive [15] and capacitive [16] impedance was achieved by corresponding control methods to simplify the task of compensating load harmonics. Nevertheless, in the presence of nonlinear loads, only the values of output impedance at harmonic frequencies are of particular interest, while the values at the rest of bandwidth are irrelevant for THD minimization. Multiresonant controllers were proposed to minimize the relevant output impedance [17] ; however, due to the fact that fundamental frequency deviations may occur, not only the output impedance should be minimized around harmonic frequencies but also robustness to frequency deviations (note that the base frequency ω0 deviation of Δω0 becomes n\Delta ω0 around the nth harmonic) must be assured as well.
In this paper, in order to directly influence the output impedance only at the regions of interest, dual-loop control structure is adopted [18] , [19] . However, unlike typical cases [20] , both loops are not decoupled due to limited available control bandwidth and therefore affect each other. Consequently, coupling effect between two loops is dealt with by considering the closed loop transfer function of the inner loop when designing the outer loop, avoiding loop decoupling constraint. It should be emphasized that dual-loop control arrangement typically yield good performance (an interested reader is referred to [21] for detailed comparison of dual loop inverter control structures). However, PID compensators are typically utilized in multiloop control arrangements, enforced by, e.g., feedforward actions, characterized by the two following drawbacks: infinite gain is achieved at dc only, calling for increased control bandwidth to reduce steady state error at nonzero frequencies and coupling between tracking and disturbance rejection due to the single degree of freedom. Utilizing multiresonant controller as the outer loop compensator eliminates the increased control bandwidth issue but does not solve the latter drawback in addition to susceptibility to frequency deviations.
In this paper, inductor current serves as the inner loop variable compensated by a proportional controller while the outer voltage loop utilizes an uncertainty and disturbance estimator (UDE)-based compensator to simultaneously eliminate both above mentioned drawbacks. UDE-based control strategy is based on the assumption that a continuous signal can be approximated as it is appropriately filtered, which is true for most engineering systems [22] . It is able to quickly estimate and compensate uncertainties and disturbances, providing exceptional robust performance. The UDE-based control strategy has been further elaborated in [23] - [25] and successfully applied to several control problems [26] - [31] . The two-degree of freedom nature of UDE controllers identified in [23] is utilized in this paper to decouple the tracking and disturbance rejection of inverters. It is shown that the voltage controller may directly impose disturbance rejection through the output impedance by appropriate filter design without sensing the output current. In addition, it is revealed that while a typical UDE filter is unable to cope with the task due to limited control bandwidth, the proposed multiband-stop-filter structure may both reduce the value of output impedance around the regions of interest and provide robustness to fundamental frequency variations. The proposed design yields several tradeoffs which are discussed in detail. It should be noted that direct manipulation of inverter output impedance was recently proposed in [32] utilizing measured load current. Here, output impedance construction is carried out without any information regarding the load current.
The rest of the paper is organized as follows. The proposed control structure is presented in Section II, together with brief discussions on pulse width modulation (PWM) and the current controller. The voltage controller design, based on UDE, is proposed in Section III. Experimental validation of the proposed method is demonstrated in Section IV and conclusions are made in Section VI.
II. PROPOSED SYSTEM
Consider a typical inverter, consisting of a single-phase LC-filter-terminated inverter leg, powered by a dc source v DC and driving a nonlinear load i O , as shown in Fig. 1 . The control signal u is converted to a PWM signal to drive the inverter leg. The system may be then described by the following set of switching-period-averaged equations, with the inductor and capacitor ESRs neglected for brevity:
with T d denoting the overall sampling and switching delay. In order to facilitate the presentation in the sequel, Table I summarizes the numerical values of system parameters.
A. PWM Sampling and Switching Delay
In order to minimize the overall delay T d , asymmetric PWM has been adopted [33] , where the duty cycle is updated twice in each PWM cycle, as shown in Fig. 2 . The first update occurs in the beginning of the cycle, determining the ON time. The second update takes place when the carrier signal reaches the maximum point, determining the OFF time. Due to the fact that PWM transport time delay depends on the duty cycle value, it should be evaluated for the worst-case possible dutycycle [34] . In a case where the duty cycle is 100% this gives T PW M = T S /2 for the double-update modulation. To maximize the bandwidth of inductor current regulator, the current has to be sampled as close as possible to the PWM update instant [35] but enough to allow the DSP to perform required computations. This leads to the total delay of T d = T PW M + T C , where T C is the DSP computational time. In the proposed system, the maximum DSP computational time was found experimentally and with added margin of 10% resulted in the value of T C = 0.175T S , leading to a total transport and computation delay of T d = 45 μs.
B. Current Controller
The inductor current can be reformulated as
Modifying the control input as
the current plant may be described by
as T
−1 d
is much higher than bandwidths of v DC and v O . Since the modified plant is nearly disturbance-free, proportional controller
with i * L (t) denoting inductor current reference signal, is selected. Current loop gain (LG) and complementary sensitivity function are then obtained as
and
respectively. Selecting K PI = 59 leads to current loop bandwidth of 2762 Hz with 45 o phase margin and 6-dB gain margin, as shown in Fig. 3(a) . 
C. Voltage Controller
Note that i * L rather than i L is set by the voltage controller, i.e., the current closed loop controller T I (s) must be properly taken into account. Output voltage dynamics may be rewritten as
where C n and ΔC, respectively, denote nominal and uncertain parts of
Δi L representing inductor current tracking error and
expresses the total lumped uncertainty and disturbance current.
Define the desired closed-loop behavior of v O by the output of a linear time-invariant stable reference model with v * O denoting the output voltage reference signal and ω R > 0. The controller goal is to drive the error between the reference model and inverter outputs
to zero by forcing the following stable error dynamics:
Combining (8)- (10) results in
with K PV = C n · ω R . The control action (11) cannot be applied directly since i d O is unknown. This problem is dealt with as follows. Note that according to (8a)
Obviously, (12) cannot be substituted in (11) estimate, given bŷ
where g(t) is the impulse response of a frequency-selective linear time-invariant filter G(s) and ' * ' is the convolution operator. The control law is then derived as (cf. Fig. 4 )
It is interesting to note that the voltage controller structure resembles that of a classical disturbance observer (DOB) [36] based compensator, consisting of nominal controller (here, K PV ) and DOB (here, UDE). Therefore, even though proportional nominal controller is used in the subsequent derivations to shape the tracking response, a more advanced compensator (e.g., PID, PR etc) may in general replace K PV .
Taking Laplace transform of (14) and rearranging, there is
The overall voltage loop structure is shown in Fig. 5 with T I (s) playing the actuator role. Corresponding LG is then
indicating infinite gain at dc and frequencies associated with the roots of 1-G(s). Substituting (15) into (8) and rearranging results in the following closed-loop dynamics:
The Obviously, it is expected that T V (s) → 1 in order to achieve good tracking performance and Z O (s) → 0 in order to achieve good disturbance rejection at relevant frequencies. For the case of tracking problem, assume the total uncertainty and disturbance current and output voltage reference are given by
respectively. Then, there is
where
with the unnumbered equation shown at the bottom of this page and
It should be emphasized that v O 1 and v OH are orthogonal and, hence, decoupled. As is well known, the quality of the output voltage is typically quantified by the THD defined as
Obviously, it is mainly influenced by the magnitude of output impedance at harmonic frequencies (typically odd multiples of base frequency in single phase systems and 6n ± 1 in threephase applications). Hence, it is desirable to reduce the latter as much as possible in order to minimize T HD V . Nevertheless, observing (21) 
reveals that even if T HD V is minimized, v O and v *
O may still differ due to the voltage drop on the output impedance at base frequency |Z O (ω 0 )|. Consequently, it is desirable to reduce |Z O (nω 0 )| for n = 1, . . . , N with N denoting the order of the highest load harmonic possessing significant energy.
III. DESIGN OF UDE-BASED VOLTAGE CONTROLLER

In case T I (s) = 1, (17) reduces to
Hence, voltage loop complementary sensitivity function T V (s) follows that of reference model (8), while tracking is decoupled from disturbance rejection by G(s), as expected from [23] . In addition, output impedance Z O (s) is formed by series connection of two frequency-selective filters:
. This means the output impedance can be designed by selecting a suitable UDE-filter G(s). Apparently, in case C −1 n > ω R , the magnitude of Z O 1 (s) is greater than 0 dB for frequencies below ω = C −2 n − ω 2 R . Therefore, in order to reduce the output impedance, ω R should be increased as much as possible (this would also improve tracking). Alternatively, output impedance may be reduced by imposing Z O 2 (s) as close to zero as possible at relevant frequencies. Unfortunately, since T I (s) serves as the voltage loop actuator, available control bandwidth for given stability margins is limited. Therefore, tracking-disturbance rejection tradeoff is expected to appear. The design is then carried out as follows. First, minimum tracking bandwidth ω R,MIN is set. Then, G(s) is selected to minimize the magnitude of Z O (s) while respecting minimum allowed stability margins. In the subsequent analysis, ω R,MIN = 10 · ω 0 is designated to assure decent tracking and minimum stability margins are set to 45 o and 6 dB, respectively.
A. Maximizing Tracking Bandwidth
As aforementioned, two-degrees-of-freedom control structures possess tracking/disturbance rejection tradeoff. In case disturbance rejection is compromised, tracking may be enhanced. (25) and hence ω R = ω R,MAX = 2π · 1196 rad/s may be achieved, bringing the system to the 6-dB gain margin limit, as shown in Fig. 7(a) . Unfortunately, the resulting output impedance magnitude would be higher than 0 dB for frequencies below 2π·5170 rad/s [see cf. Fig. 7(b) ], i.e., all the significant base frequency multiples harmonics of the load current will be amplified.
B. Typical UDE Filters-Based Design
Most of the applications employing UDE-based controllers utilize first order low pass Butterworth filters. Nevertheless, as stated in [23] and [37] increasing filter order/decreasing relative degree/increasing cutoff frequency improve disturbance rejection. Unfortunately, it is further shown than under bandwidth constraints, tradeoff exists between the three. The consequences of utilizing different low-pass Butterworth filters as UDE filters were investigated by applying the filters summarized in Table II [only strictly proper filters were considered in order to assure implementability of sG(s) in (15)].
The tracking bandwidth was set to ω R,MIN and then filter cutoff frequency satisfying the above-set minimum stability margins was determined. Fig. 7(a) and (b) demonstrate corresponding (LG) and output impedances, respectively. Two important conclusions may be then drawn: 1) Even though the cutoff frequency of the filter G 20 (s) is higher than that of G 21 (s), disturbance rejection capabilities of the latter are better, i.e., decreasing relative degree increases disturbance rejection. Hence, only filters with relative degree of one were considered further. 2) Increasing filter order forces reducing the cutoff frequency yet improves low-frequency disturbance rejection (see the value of output impedance magnitude at base frequency). Unfortunately, medium-frequency disturbance rejection is deteriorated (the values of output impedance magnitude at [100, 2000 Hz] frequency range are higher than 0 dB). Consequently, increasing filter order does not necessarily reduce THD, which eventually depends on the harmonic content of load current. 
To conclude, utilizing low-pass UDE filters under given bandwidth restrictions is insufficient to reduce the output impedance below 0 dB at frequency range, where load current is expected to possess significant energy.
C. Shaping of the Output Impedance
Note that Z O 2 (s) rather than G(s) directly affects the output impedance. Therefore, it is suggested to select Z O 2 (s) and then derive the UDE filter as G(s) = 1 − Z O 2 (s). Since output impedance minimization is required only at base frequency multiples, it is proposed to construct Z O 2 (s) as a bank of series connected band-stop filters
where nth harmonic filter stop band is is given by [n · ω 0 · k, n · ω 0 /k] with k < 1, of which the ideal shape is shown in Fig. 8 . Obviously, in order to increase the filter robustness to fundamental frequency variations, the bandwidth of each filter should be maximized, i.e., k should be chosen as small as possible. Unfortunately, it is impossible to freely increase the overall stop band of Z O 2 (s) without violating the minimum stability margins due to limited available control bandwidth. Consequently, maximum attainable stop band is shared by n filters, i.e., tradeoff exists between the number of series connected filters (N) and the bandwidth of each filter (k). In this study, elliptic band-stop filters were employed due to their ability to attain a given transition width with the smallest order [38] . Z O 2 (s) was constructed by series connection of six second-order filters (n = 1, 3, 5, 7, 9, 11) with pass-band and stop-band ripples of 0.35 and 60 dB, respectively. In order to comply with minimum stability margins, the smallest attainable value of k was found to be 0.89. The magnitude response of designed Z O 2 (s) is shown in Fig. 9 (a) together with that of Z O 1 (s) = C −1 n (s + ω R,MIN ) −1 and the resulting output impedance is depicted in Fig. 9(b) . It is interesting to note that Z O (s) is resistive at harmonic frequencies. Since the magnitude Z O 1 remains around 20 dB throughout the region of interest, the worst-case magnitude of the impedance around harmonic frequencies is −40 dB, as shown in Fig. 10 . Note that compared to the G(s) = 0 case, the magnitude of output impedance is above 0 dB for all but six relevant frequencies below 2π·5170 rad/s. Nevertheless, the values of output impedance magnitude at frequencies other than in the vicinity of harmonic frequencies are not important. Hence, any harmonic load is expected to be well rejected by the inverter. Moreover, it is apparent that the magnitude of the impedance remains below -10 dB in case the base frequency deviates ±1 Hz around its nominal value, demonstrating the robustness.
Bode plot of the corresponding UDE filter G(s) = 1 − Z O 2 (s) is shown in Fig. 11 . It is important to emphasize that the latter possesses unity magnitude and zero phase at the first six base frequency multiples, as desired. Fig. 12 demonstrates the resulting loop gain. It is interesting to note that the gain margin of approximately 6 dB is the limiting factor and not the phase margin (approximately 65 o ).
IV. EXPERIMENTAL VERIFICATION
In order to validate the proposed control system, modified Texas Instruments High Voltage Single Phase Inverter Development Kit (TIDK) was utilized.. The inverter was initially loaded by a 33-Ω resistor to establish a baseline; then, the resistor was replaced by a diode rectifier (DR) with heavy RC load, as shown in Fig. 13a . Corresponding nonlinear load parameter values summarized in Table III . Inverter parameters of the experimental setup match the values given in Table I . In order to validate the proposed control system, modified Texas Instruments high voltage single phase inverter development kit feeding a diode rectifier with heavy RC load was utilized, as shown in Fig. 13 , with. The control system was implemented digitally using Concerto F28M35 control card. The setup is pictured in Fig. 13(b) . In the first experiment, current loop performance was examined by verifying the step response under short-circuit conditions. The result is shown in Fig. 14 . According to the target current loop bandwidth of 2762 Hz, 288 μs is the expected fivetime-constants transient duration, which is well verified.In the second experiment, nominal base frequency system operation was validated under both linear and nonlinear loads. Output voltage reference signal was set to (19) It may be concluded that the system operates well under both types of load in steady state. experimental THD V was obtained as 2.05%, validating excellent control algorithm performance.
On the other hand, it takes around one cycle for the system to settle in both cases. This transient performance is satisfactory but might not be optimal due to the relatively large convergence time of the multi-band-stop-filter utilized. This is the price to pay for the excellent steady state performance.
For the sake of comparison, the system was also tested under nonlinear loading employing typical UDE controller with first and third order low pass Butterworth filters (cf. are omitted for brevity) and values are depicted in Fig. 18 and compared to steady state operation with the multi-band-stop filter. Apparently, UDE controller equipped with the proposed filter outperforms the classical one for both low pass filter types.
In the last experiment, steady-state operation of nonlinearly loaded system was inspected under fundamental frequency deviation up to ±1 Hz to verify the robustness. Experimental results are shown in Fig. 19 with corresponding values of THD V summarized in Fig. 20 along with their corresponding simulated values. Apparently, THD V remains low despite base frequency variations and is in good agreement with simulations. 
V. CONCLUSION
It had been shown in the paper that it is possible to directly construct inverter output impedance utilizing UDE algorithm, owing to its two-degree-of-freedom structure. Once desired tracking performance was established, it is possible to shape the output impedance by selecting a proper filter. In case output impedance minimization was desired to reduce the THD of the output voltage, multi-band-stop filter structure may be utilized. Moreover, robustness to base frequency variation was assured by increasing the bandwidth of each filter. Nevertheless, if other output impedance manipulation was looked-for, respective filter may be in general designed. It was shown that several tradeoffs exist due to limited control bandwidth and should be properly managed to achieve the best results. Theoretical findings were well validated by experimental results.
